All procedure of packing chips, including RTL coding, Verification, Synthesis, DFT, Formal Verification,Layout, STA, Backend-Sim, Physical Verification and Design delivery.
We work on shortening time-to-market & product development lifecycle, cost reduction and risk reduction.
All procedure from circuit design to GDSII, including Circuit design, Circuit simulation, Layout design, layout verification and backend simulation.